[1]J. Chapman, et al., “A low-cost high-performance CMOS timing vernier for ATE,” proc. IEEE ITC, 1995, pp. 459‒468.
[2]C. S. Taillefer, et al., “Delta–Sigma A/D conversion via time-mode signal processing,” IEEE Trans. Circuits Syst. I, vol. 56, no. 9, pp. 1908–1920, Sep. 2009.
[3]Gordon W. et al., “A Brief Introduction to Time-to-Digital and Digital-to-Time Converters,” IEEE Trans. Circuits Syst. II, vol. 57, no. 3, pp. 153–157, Mar. 2010.
[4]T. Okayasu, et al., “1.83 ps-Resolution CMOS dynamic arbitrary timing generator for ATE applications,” IEEE ISSCC, 2006, pp. 2122–2131.
[5]Y.-H. Kao et al., “A Direct-Sampling Pulsed Time-of-Flight Radar With Frequency-Defined Vernier Digital-to-Time Converter in 65 nm CMOS,” IEEE J. Solid-State Circuits, vol. 50, no. 11, pp. 2665–2677, Nov. 2015.
[6]P. Chen, et al., “FPGA Vernier Digital-to-Time Converter With 1.58 ps Resolution and 59.3 Minutes Operation Range,” IEEE Trans. Circuits Syst., vol. 57, no. 6, pp. 1134–1142, June 2010.
[7]C.-C. Chen, et al., “CMOS time-to-digital converter based on a pulse-mixing scheme,” Rev. Sci. Instrum., vol. 85, no. 11, pp. 114702(1–9), Nov. 2014.
[8]J. Z. Ru, et al., “A High-Linearity Digital-to-Time Converter Technique Constant-Slope Charging,” IEEE J. Solid-State Circuits, vol. 50, no. 6, pp. 1417–1423, June 2015.
[9]E. Räisänen-Ruotsalainen, et al., “An integrated time-to-digital converter with 30-ps single-shot precision,” IEEE J. Solid-State Circuits, vol. 35, no. 10, pp. 1507-1510, Oct. 2000.
[10]J. Rivoir, “Fully-digital time-to-digital converter for ATE with autonomous calibration,” in Proc. IEEE Int. Test Conf., pp. 1-10, Oct. 2006.
[11]A. H. Chan and G. W. Roberts, “A jitter characterization system using a component-invariant vernier delay line,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 1, pp. 79-95, Jan. 2004.
[12]R. Nutt, “Digital time intervalometer,” Rev. Sci. Instrum, vol. 39, no. 9, pp. 1342-1345, 1968.
[13]T. Xia, et al., “Self-refereed on-chip jitter measurement circuit using vernier oscillators,” IEEE Computer Society Annual Symp. VLSI, pp. 218-223, May 2005.
[14]R. B. Stazewski, D. Leipold, C.-M. Hung, and P. T. Balsara, “TDC-Based Frequency Synthesizer for Wireless Applications,” IEEE RFIC Symposium, pp. 215-218, June 2004.
[15]T.-i. Otsuji, “A picosecond-accuracy, 700-MHz range, Si-bipolar time interval counter VLSI,” IEEE Journal of Solid-State Circuits, vol. 28, no.9, pp. 941-947, Sep. 1993.
[16]R.-W. Necoechea, “High performance monolithic verniers for VLSI automatic test equipment,"IEEE International Test Conf, pp. 422-430, Aug 1992.
[17]E.-R Ruotsalainen, T. Rahkonen and J. Kostamovaara, “A low-power CMOS time-to-digital converter,” IEEE Journal of Solid-State Circuits, vol. 30, Issue 9, pp. 984-990, Sep. 1995.
[18]P. Chen, S.-I Liu and J Wu, “Highly accurate cyclic CMOS Time-to-Digital Converter with extremely low power consumption,” IEEE Electronics Letters, vol. 33, Issue 10, pp. 858-860, May. 1997.
[19]Agilent Technologies., “Practical Temperature Measurements,” Jan. 2012.
[20]C.-C. Chen et. al., “All-Digital Pulse-Shrinking Time-to-Digital Converter with Improved Dynamic Range,” Review of Scientific Instruments, vol. 87, no. 4, pp. 046104(1-3), Apr. 2016.
[21]R. Enomoto et al., “A 16-bit 2.0-ps Resolution Two-Step TDC in 0.18- μ m CMOS Utilizing Pulse-Shrinking Fine Stage With Built-In Coarse Gain Calibration,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, no. 1,pp. 11-19, Jan. 2019.
[22]郭宗億,2016,具偏移消除之全數位CMOS時域智慧型溫度感測器之設計與實作,國立高雄第一科技大學,碩士論文。[23]P. Chen, et al., “A CMOS pulse-shrinking delay element for time interval measurement,” IEEE Trans. Circuits Syst. II, vol. 47 no. 9, pp. 954–958, Sep. 2000.
[24]C.-C.Chen, et al., "A Low-Cost CMOS Smart Temperature Sensor Using a Thermal-Sensing and Pulse-Shrinking Delay Line," IEEE Sensors Journal, vol. 14, no. 1, pp. 278-284, Jan. 2014.
[25]R. Szplet et al., “An FPGA-Integrated Time-to-Digital Converter Based on Two-Stage Pulse Shrinking,” IEEE Trans. Instrum. Meas., vol. 59, no. 6, pp. 1663-1670, June. 2010.
[26]劉秉竑,2016,具二進制權重機制之CMOS數位至時間轉換器,國立高雄科技大學,碩士論文。[27]方煒,2018,具成本效率之全數位CMOS時間與溫度至數位雙功能轉換器,國立高雄科技大學,碩士論文。[28]朱哲勳,2017,基於脈衝擴增之全數位CMOS數位至時間轉換器,國立高雄科技大學,碩士論文。[29]S. U. Rehman, M. M. Khafaji, C. Carta, and F. Ellinger., “A 16 mW 250 ps Double-Hit-Resolution Input-Sampled Time-to-Digital Converter in 45-nm CMOS,” IEEE Transaction on Circuits and Systems—II: Express Briefs, vol. 65, no. 5, pp 562-566, May. 2018.
[30]N. Marino, et al., “A Multichannel and Compact Time to Digital Converter for Time of Flight Positron Emission Tomography,” IEEE Trans. Nucl. Sci., vol. 62, no. 3, pp. 814–823, Jun. 2015.