臺灣博碩士論文加值系統

本論文提出的參考電壓可分成兩種結構，第一種電路是使用簡易型電流源的參考電壓；第二種電路則是使用穩定型電流源的參考電壓。本論文中利用MOSFET模組產生正溫度係數，負溫度係數是由MOSFET或BJT本身的特性來產生，將正、負溫度係數相互抵消，以得到一個不受溫度影響的零溫度係數輸出電壓。另外電路的電流源係由輸出電壓回授，提供電流源偏壓來產生偏壓電流。以上兩種電路的架構簡單且MOS電晶體工作於弱反轉區，在晶片面積與消耗功率上都比傳統參考電壓減少許多。

本論文提出的電路利用電路模擬軟體HSPICE與ADE進行佈局前、後模擬，使用的製程為TSMC 0.35微米製程，並根據結果找出哪一種元件或架構對電路的效能是最好的。所有電路的模擬結果均符合理論推導，期許在未來也能以電路模組的方式應用於各種類比積體電路設計與應用。

This thesis proposes two different circuit structures for reference voltages. The first circuit uses a simple current source as the bias current of the reference voltage. The second circuit is with a stable current source reference voltage. The positive temperature-coefficient parameter is given from MOSFET modules and negative temperature-coefficient parameter is given from the characteristic of the MOSFET or BJT. The opposite temperature-coefficient cancel each other out, then zero temperature-coefficient reference voltage can be achieved. In addition, the bias voltage of the current source is feedback from the output voltage. All the proposed circuit structures are simple and MOSFETs are designed to operate in the weak-inversion region, therefore the chip area and power consumption are lower than the traditional reference voltage.

All the proposed circuits have been used HSPICE and ADE circuit simulation programs to perform the pre and post layout simulations where the TSMC 0.35 μm process parameters are used. According to the results we can find out which device or circuit structure is more beneficial to the performance of the circuits. The simulation results are consistent with theory analysis. In the future, the proposed circuits can be used as circuit modules in various analog circuits design applications.

摘要.....i
Abstract.....ii
誌謝.....iii
目錄.....iv
表目錄.....vi
圖目錄.....viii
符號說明.....xi
第一章 緒論.....1
1.1 積體電路發展.....1
1.2 研究動機.....1
1.3 研究方向與重點.....2
1.4 設計流程.....2
第二章 參考電壓回顧.....4
2.1 參考電壓介紹.....4
2.2 參考電壓架構與工作原理.....4
2.2.1 基納二極體.....5
2.2.2 BJT參考電壓.....6
2.2.3 MOSFET參考電壓與弱反轉區特性.....10
2.3 電流源分析.....15
2.3.1 簡易型電流源.....15
2.3.2 穩定型電流源.....16
第三章 低功率BiCMOS參考電壓電路設計.....17
3.1 低功率BiCMOS參考電壓電路設計.....17
3.2 簡易型電流源參考電壓電路(NMOS).....17
3.2.1 電路工作原理.....18
3.3 簡易型電流源參考電壓電路(BJT).....20
3.3.1 電路工作原理.....21
3.4 第一種穩定型電流源參考電壓電路(NMOS).....22
3.4.1 電路工作原理.....23
3.5 第一種穩定型電流源參考電壓電路(BJT).....24
3.5.1 電路工作原理.....24
3.6 第二種穩定型電流源參考電壓電路(NMOS).....25
3.6.1 電路工作原理.....26
3.7 第二種穩定型電流源參考電壓電路(BJT).....27
3.7.1 電路工作原理.....27
第四章 模擬與測量結果.....28
4.1 設計與模擬流程.....28
4.2 電路模擬結果.....29
4.2.1 簡易型電流源BiCMOS參考電壓電路(NMOS).....29
4.2.2 簡易型電流源BiCMOS參考電壓電路(BJT).....34
4.2.3 第一種穩定型電流源BiCMOS參考電壓電路(NMOS).....39
4.2.4 第一種穩定型電流源BiCMOS參考電壓電路(BJT).....44
4.2.5 第二種穩定型電流源BiCMOS參考電壓電路(NMOS).....49
4.2.6 第二種穩定型電流源BiCMOS參考電壓電路(BJT).....54
4.3 晶片量測結果.....59
4.3.1 簡易型電流源BiCMOS參考電壓電路(NMOS)之量測結果.....59
4.3.2 簡易型電流源BiCMOS參考電壓電路(BJT)之量測結果.....64
4.3.3 第一種穩定型電流源BiCMOS參考電壓電路(NMOS)之量測結果.....69
4.3.4 第一種穩定型電流源BiCMOS參考電壓電路(BJT)之量測結果.....74
4.3.5 第二種穩定型電流源BiCMOS參考電壓電路(NMOS)之量測結果.....79
4.3.6 第二種穩定型電流源BiCMOS參考電壓電路(BJT)之量測結果.....84
第五章 結論.....89
參考文獻.....90
Extended Abstract.....92

[1] 謝永瑞，“VLSI概論(修訂四版)”，全華科技圖書股份有限公司，2008。
[2] 高德遠、康繼昌，“VLSI-系統和電路的設計原理”，儒林圖書有限公司，1992。
[3] E. K. F. Lee, “A low voltage CMOS bandgap reference without using an opamp” , 2009 IEEE International Symposium on Circuits and Systems, pp. 2533-2536, 2009.
[4] P. E. Allen and D. R. Holberg, “CMOS Analog Circuit Design”, Qxford University Press, Second Edition, 2002.
[5] Luiz L. G. Vermaas, Carlos R. T. de Mori, Robson L. Moreno, Adriano M. Pereira,”A Bandgap Voltage Refetence Using Digital CMOS Process, 1998,”1998 IEEE International Conference on Electronics, vol.2,pp. 303 – 306, Lisboa, September.
[6] G. Giustolisi, G. Palumbo, M. Criscione, and F. Cutrì, “A Low-Voltage Low-Power Voltage Reference Based on Subthreshold MOSFETs”, IEEE Journal of Solid State Circuits, vol. 38, No.1, pp. 151-154, Jan. 2003.
[7] M. H. Cheng, and Z.W. Wu, “Low-power low-voltage reference using peaking current mirror circuit”, ELECTRONICS LETTERS, vol. 41, No. 10, pp. 572-573, May, 2005.
[8] Chia-Wei Chang, Tien-Yu Lo, Chia-Min Chen, Kuo-Hsi Wu, and Chung-Chih Hung, “A Low-Power CMOS Voltage Reference Circuit Based On Subthreshold Operation”, 2007 IEEE International Symposium on Circuits and Systems, pp. 3844-3847, 2007.
[9] 汪天心，“改良式低功率參考電壓設計”，國立虎尾科技大學電子工程系研究所碩士論文，民國106年，7月。
[10] Ken Ueno, Tetsuya Hirose, Tetsuya Asai and Yoshihito Amemiya, “A 0.3μW, 7 ppm/°C CMOS Voltage reference circuit for on-chip process monitoring in analog circuits,” ESSCIRC 2008 - 34th European Solid-State Circuits Conference, Sept.15-18
[11] Tetsuya Hirose, Ken Ueno, Nobutaka Kuroki and Masahiro Numa, “A CMOS bandgap and sub-bandgap voltage reference circuits for nanowatt power LSIs,” 2010 IEEE Asian Solid-State Circuits Conference, Nov.8-10
[12] Ken Ueno, Tetsuya Hirose, Tetsuya Asai and Yoshihito Amemiya, “A 46-ppm/°C temperature and process compensated current reference with on-chip threshold voltage monitoring circuit,” 2008 IEEE Asian Solid-State Circuits Conference, Nov.3-5
[13] Ken Ueno, Tetsuya Hirose, Tetsuya Asai, and Yoshihito Amemiya, “A 300 nW, 15 ppm/ C, 20 ppm/V CMOS Voltage Reference Circuit Consisting of Subthreshold MOSFETs,” IEEE, vol.44, pp.2047 – 2054, July.2009.
[14] P. R. Gray, P. J. Hurst, H. Lewis, and R. G. Meter, “Analysis and design of analog integrated circuits”, New York, John Wiley & Sons, Inc. 4th edition, 2001.
[15] Jinrui Liao, Yanhan Zeng, Jintao Li, Jingci Yang, Hong-Zhou Tan, 2020," A 3.9 ppm/⁰C, 31.5 ppm/V ultra-low-power subthreshold CMOS-only voltage reference” Microelectronics Journal, Volume 96, February 2020, 104706
[16] Min Pan, Lili Pang, Jiaye Xie, Yufei Han, Qiqing Xu, 2020,” A 0.6V 44.6 ppm/ºC subthreshold CMOS voltage reference with wide temperature range and inherent leakage compensation,” Integration, February.
[17] Y. P. Tsividis and R. W. Ulmer, 1978, “A CMOS voltage reference, “IEEE J. Solid-State Circuits, vol. SC-13, pp.774-778, December.
[18] T. Hirose;Y. Asai;Y. Amemiya;T. Matsuoka;K. Taniguchi, ” Ultralow-power temperature-insensitive current reference circuit ” SENSORS, 2005 IEEE