|
[1]Yu Cai, Erich F. Haratsch, Onur Mutlu, and Ken Mai, “Error patterns in MLC NAND flash memory: measurement, characterization, and analysis,” Design, Automation & Test in Europe Conference & Exhibition (2012), pp. 521-526, MAR. 12-16 (2012).
[2]Eitan Yaakobi, J. Ma, L. Grupp, P. H. Siegel, S. Swanson, and J. K. Wolf, “Error Characterization and Coding Schemes for Flash Memories,” in Proc. Of GLOBECOM Workshops (GC Wkshps 2010), pp. 1856-1860, Miami, USA, Dec. 2010.
[3]J. Wang, T. Courtade, H. Shanker, and R. D. Wesel, “Soft information for LDPC decoding in flash: Mutual-Information Optimized Quantization,” in Proc. Of Global Telecommunication Conference (GLOBECOM 2011), pp. 1-6, Houston, TX, USA, Dec. 2011.
[4]P. H. Chen, J. J. Weng, C. H. Wang, and P. N. Chen, “BCH code selection and iterative decoding for BCH and LDPC concatenated coding system,” IEEE Commun. Lett., vol. 17, no. 5, pp. 980-983, May. 2013.
[5]Yu Cai, Erich F. Haratsch, Onur Mutlu, and Ken Mai, “Program Interference in MLC NAND Flash Memory : Characterization , Modeling , and Mitigation” Computer Design (ICCD), 2013 IEEE 〖31〗^st International Conference on, pp. 123-130, Oct. 2013.
[6]D. H. Lee, and W. Sung, “Estimation of NAND Flash Memory Threshold Voltage Distribution for Optimum Soft-Decision Error Correction,” IEEE Trans. Signal Process., vol. 61, no. 2, pp. 440-449, Jan. 2013.
[7]G. Dong, Y. Pan, N. Xie, C. Varanasi, and T. Zhang, “Estimating Information - Theoretical NAND Flash Memory Storage Capacity and its Implication to Memory System Design Space Exploration,” IEEE Trans. VLSI Syst., vol. 20, no. 9, pp. 1705-1714, Sep. 2012.
[8]P. Newbold, W. L. Carlson and B. Thorne. (2009). Statistics for Business and the Economics, 7^th Edition, Pearson.
|