臺灣博碩士論文加值系統

本論文針對參考電壓電路提出了三種不同電壓下改良式低功率BiCMOS差動輸出三考電壓電路設計。電路基本設計原理是先分別產生正溫度係數電壓模組與負溫度係數電壓模組，再藉由適當權重的比例將正溫度係數電壓模組與負溫度係數電壓模組所產生的正、負溫度係數效應相互抵銷，以得到不隨溫度變化的零溫度係數參考電壓。
本論文除了提供詳細設計原理以外，並使用HSPICE電路模擬軟體執行佈局前、後模擬以及利用TSMC 0.18微米製程參數進行佈局並下線製作；電路供應電壓分別是1.8V、2.0V及2.4V，溫度變化範圍則是從-20°C遞增至120°C。
本論文所提出的改良式低功率BiCMOS差動輸出參考電壓電路設計可以電路模組的方式應用於各種相關之類比積體電路設計之中。

This thesis presents three kinds of improved low-power BiCMOS differential output reference voltage circuit design The basic design principle of the reference voltage circuit is to generate the positive temperature coefficient voltage module and the negative temperature coefficient voltage module, respectively, and then the positive and negative temperature coefficient parametens generated by the positive temperature coefficient voltage module and the negative temperature coefficient voltage module are combined by the appropriate weight ratio. The positive and negative temperature coefficient effects cancel each other to obtain a zero temperature coefficient reference voltage which does not vary with temperature.

In addition to providing detailed design principles, this thesis uses HSPICE circuit simulation progran to perform pre- and post-layout simulations and uses TSMC 0.18 um process parameters for layout design and tape-out. The supply voltages for the proposed circuits are 1.8V, 2.0V and 2.4V, respectively. Also,the temperature range is increased from -20 ° C to 120 ° C.

The improved low-power BiCMOS differential output reference voltage circuit proposed in this thesis can be applied to various related analog circuit design as a circuit module.

摘要...i
Abstract...ii
誌謝...iii
目錄...iv
表目錄...v
圖目錄...vi
符號說明...viii
第一章 緒論...1
1.1積體電路發展沿革...1
1.2設計流程...3
1.3研究方向與重點...5
1.4論文架構簡介...5
第二章 參考電壓工作原理...6
2.1 參考電壓原理與介紹...6
2.2 MOSFET 參考電壓電路...8
2.3 BJT參考電壓電路...10
2.4弱反轉區與MOSFET產生正溫度係數...12
2.5 BJT產生的正溫度係數...15
第三章 改良式低功率BiCMOS差動輸出參考電壓電路設計...17
3.1 CMOS差動輸出參考電壓電路與工作原理...17
3.2 改良式低功率BiCMOS差動輸出參考電壓電路...19
3.3 供應電壓為2.4V的佈局前後模擬...21
3.4 供應電壓為2.0V的佈局前後模擬...23
3.5 供應電壓為1.8V的佈局前後模擬...25
3.6 不同供應電壓比較...27
第四章 佈局圖與量測結果...28
4.1 設計流程...28
4.2 供應電壓2.4V電路佈局圖、實體圖及量測結果...30
4.3 供應電壓2.0V電路佈局圖、實體圖及量測結果...37
4.4 供應電壓1.8V電路佈局圖、實體圖及量測結果...44
4.5 電路動作失敗問題探討...51
第五章 結論...52
參考文獻...53
Extended Abstract...55

[1]Chia-Wei Chang, Tien-Yu Lo, Chia-Min Chen, Kuo-Hsi Wu, and Chung-Chih Hung, “A Low-Power CMOS Voltage Reference Circuit Based On Subthreshold Operation,” 2007. IEEE Internationa l Symposium on Circuits and Systems, pp. 3844 – 3847, 2007.

[2]B. Razavi, "Design of Analogue CMOS Integrated Circuits,” McCraw-Hill Companies Inc. Boston. MA, 2001.

[3]G. Giustolisi, G. Palumbo, M. Criscione, and F. Cutrì, “A Low-Voltage Low-Power Voltage Reference Based on Subthreshold MOSFETs,” IEEE Journal of Solid State Circuits, vol. 38, No.1, pp. 151 – 154, Jan. 2003.

[4]M. H. Cheng, and Z.W. Wu, ,“Low-power low-voltage reference using peaking current mirror circuit,” ELECTRONICS LETTERS, vol. 41, No. 10, pp. 572 – 573, May. 2005.

[5]Jianping Wang, Xinquan Lai, Yushan Li, Jie Zhang, and Xiaofeng Guo, “A novel low-voltage low-power CMOS voltage reference based on subthreshold MOSFETs,” 2005. 6th International Conference On ASIC, vol.1, pp. 369 – 373, 2005.

[6]Jun He, Degang Chen, and R.Geiger, “Systematic characterization of subthreshold- mosfets-based voltage references for ultra low power low voltage applications,” 2010 53rd IEEE International Midwest Symposium on Circuits and Systems, pp. 280 – 283, 2010.

[7]S. Ramasamy, B. Venkataramani, P. Meenatchisundaram, “A low power CMOS voltage reference circuit with subthreshold MOSFETs,” 2008. International Conference on Electronic Design, pp. 1 – 6, 2008.

[8]Yilei Li, Yu Wang, Na Yan, Xi Tan, and Hao Min, “ A subthreshold MOSFET bandgap reference with ultra-low power supply voltage,” 2011 IEEE 9th International Conference on ASIC, pp. 862 – 865, 2011.

[9]Ge Tao, Fu Xiansong, Niu Pingjuan, Yang Guanghua, and Gao Tiecheng, “High-performance floating output bandgap circuit,” 2010 2nd International Conference on Signal Processing Systems, vol.3, pp. V3-224 – V3-226, 2010.

[10]K. R. Francisco and J. A. Hora ,“Very Low Bandgap Voltage Reference with High PSRR Enhancement Stage Implemented in 90nm CMOS Process Technology for LDO Application,”2012 IEEE International Conference on Electronics Design Systems and Applications (ICEDSA), pp.216-220, 2012.

[11]Zhang Shuo , Wang Zongmin ,Zhou Liang , Feng Wenxiao and Ding Yang,“A high-PSRR bandgap voltage reference with temperature curvature compensation used for pipeline ADC,”2013 IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC), pp.1-2, 2013.

[12]P.E. Allen and D.R. Holberg,“CMOS Analog Circuit Design,”Qxford University Press,Second Edition,2002.

[13]陳郡豪，“工作於次臨界區本體堆動之低電壓低電流微型運算放大器”，國立聯合大學電子工程研究所碩士論文，2006。

[14]廖家正，“CMOS參考電壓設計”，國立虎尾科技大學電子工程系研究所碩士論文，2013年，7月。

[15]P. R. Gray, P. J. Hurst, H. Lewis, and R. G. Meter,“Analysis and design of analog integrated circuits,”New York,John Wiley&Sons,Inc.5th edition,2009.

[16]O. E. Mattia, H. Klimach, and S. Bampi “0.9 V, 5 nW, 9 ppm/oC resistorless sub-bandgap voltage reference in 0.18μm CMOS,” 2014 IEEE 5th Latin American Symposium on Circuits and Systems, pp. 1 – 4, 2014.

[17]I. Fakharyan and M. Ehsanian “A sub-1V nanowatt CMOS bandgap voltage reference with temperature coefficient of 13ppm/°C,” 2015 23rd Iranian Conference on Electrical Engineering, pp. 1129 – 1132, 2015.

[18]Luiz L. G. Vermaas, Carlos R. T. de Mori, Robson L. Moreno, Adriano M. Pereira,“A Bandgap Voltage Reference Using Digital CMOS Process,” 1998 IEEE International Conference on Electronics, vol.2,pp. 303 – 306, Lisboa, 1998.September.

[19]D. L. Butler and R. Jacob Baker,“Low-Voltage Bandgap Reference Design Utilizing Schottky Diodes,”Circuits and Systems, 2005. 48th Midwest Symposium,vol.2,pp.1794
-1797.

[20]Y. P. Tsividis and R. W. Ulmer, “A CMOS voltage reference,” IEEE J. Solid-State Circuits, vol. SC-13, pp:774-778, Dec. 1978.

[21]蔡柏戎，“CMOS參考電壓設計與應用”，國立虎尾科技大學電子工程系研究所碩士論文，2014年，7月。

[22]汪天心，“改良式低功率參考電壓設計”，國立虎尾科技大學電子工程系研究所碩士論文，2017年，7月。

[23]曾柏崴，“實用型CMOS差動模式參考電壓設計”，國立虎尾科技大學電子工程系研究所碩士論文，2018年，7月。