本論文提出具過溫度保護之低壓差線性穩壓電路，並提出具輕載效率改善與輸出漣波電壓改善之電源轉換電路。具過溫度保護之低壓差線性穩壓電路使用溫度偵測電路感測晶片溫度變化，當晶片溫度超過臨界溫度87°C時，過溫度保護電路關閉低壓差線性穩壓電路，有效避免晶片溫度造成電路燒毀的情況發生，並於過溫度保護模式結束後，立即恢復低壓差線性穩壓電路正常操作，穩定在負載電流1 – 100mA操作下，將1.5V的輸入電壓降壓至1V。
本論文也提出近零電流感測電路、不連續導通模式控制電路與自適應性峰值電流控制電路來提高電源轉換電路的輕載效率與改善輸出漣波電壓。當電源轉換電路操作於釋能階段，近零電流感測電路準確感測電感電流值，當電感電流釋放至近零電流，電源轉換電路立即進入不連續導通狀態操作，有效杜絕逆向電感電流的產生，使電源轉換電路的輕載功率轉換效率提升，升壓轉換電路在1 – 50mA負載電流操作，可獲得90.6 – 95.39%的功率轉換效率；降壓轉換電路在1 – 50mA負載電流操作，可獲得85.4 – 97.36%的功率轉換效率。自適應性峰值電流控制電路讓不同的負載電流對應不同的電感電流峰值，讓電源轉換電路進行能量轉換時，不會產生過多的能量，進而改善輸出漣波電壓，升壓轉換電路在1 – 50mA負載電流操作，可獲得92.1 – 93.6%的功率轉換效率，在負載電流1mA操作下，輸出漣波電壓從17.84mV改善至14.2mV；降壓轉換電路在1 – 200mA負載電流操作，可獲得86.3 – 92.8%的功率轉換效率，在負載電流1mA操作下，輸出漣波電壓從17.96mV改善至10mV。本論文的電路設計與晶片製作皆使用TSMC 0.18-μm CMOS 1.8V/3.3V 1P6M製程。

This paper proposed a low dropout regulator with temperature protect technique, a power converter with a near-zero current control technique and a power converter with an adaptive peak current control technique. The proposed low dropout regulator uses a temperature protector to monitor the temperature of the chip. When the temperature of the chip exceeds the critical temperature of 87 °C, the temperature protector shut down the low-dropout linear regulator circuit for avoiding chip burnout. The proposed low dropout regulator can regulate an input voltage of 1.5V to 1V under the load current of 1 – 100mA.
This paper also proposed a near-zero current controller, a discontinuous conduction mode (DCM) control circuit and an adaptive peak current controller to improve the light load efficiency and the output ripple voltage of the power converter. When the inductor current is released to near zero current, the power converter immediately enters a DCM operation for preventing a generation of the reverse inductor current and improving the light load power conversion efficiency of the power converter. The experimental results revealed that the power conversion efficiency of the proposed boost converter is achieved from 90.6% to 95.03% at a load current range of 1 – 50 mA; the power conversion efficiency of the proposed buck converter is achieved from 85.4% to 97.36% at a load current range of 1 – 50mA.
The proposed adaptive peak current controller can change the peak inductor current for different load currents. Therefore, the output ripple voltage of the power converter is effectively improved in the light load. The measurement results show that the output ripple voltage of the proposed boost converter is improved from 17.84mV to 14.2mV at a load current of 1mA and the output ripple voltage of the proposed buck converter is improved from 17.96mV to 10mV at a load current of 1mA. The proposed circuits were designed and fabricated using a standard TSMC 0.18-μm CMOS 1P6M technology.

摘要..i
Abstract..ii
誌謝..iii
目錄..iv
表目錄..vi
圖目錄..vii
第一章 緒論..1
1.1背景研究..1
1.2研究動機..1
1.3論文架構..4
第二章 具過溫度保護之低壓差線性穩壓電路..5
2.1低壓差線性穩壓電路..5
2.1.1低壓差線性穩壓電路直流分析..5
2.1.2低壓差線性穩壓電路小訊號模型分析..8
2.2過溫度保護電路..9
2.2.1偏壓電路..10
2.2.2溫度偵測電路..11
2.3實驗結果..14
2.3.1模擬結果..14
2.3.2量測結果..16
2.3.3整體電路效能結果..19
第三章 具輕載效率改善之電源轉換電路..20
3.1電源轉換電路功率轉換效率分析..21
3.2電源轉換電路操作之逆向電感電流探討..24
3.3具輕載效率改善之升壓轉換電路..26
3.3.1應用於升壓轉換電路之近零電流感測電路..26
3.3.2應用於升壓轉換電路之不連續導通模式控制電路..28
3.3.3實驗結果..31
3.4具輕載效率改善之降壓轉換電路..38
3.4.1應用於降壓轉換電路之近零電流感測電路..38
3.4.2應用於降壓轉換電路之不連續導通模式控制電路..40
3.4.3實驗結果..43
第四章 具輸出漣波電壓改善之電源轉換電路..50
4.1電感電流峰值分析..50
4.1.1升壓轉換電路之輸出漣波電壓分析..51
4.1.2升壓轉換電路之工作週期分析..53
4.1.3降壓轉換電路之輸出漣波電壓分析..55
4.1.4降壓轉換電路之工作週期分析..58
4.2具輸出漣波電壓改善之電源轉換電路設計..61
4.2.1自適應性峰值電流控制電路..61
4.2.2電壓限制電路..66
4.3具輸出漣波電壓改善之電源轉換電路實現..69
4.3.1升壓轉換電路模擬與量測結果..69
4.3.2降壓轉換電路模擬與量測結果..74
4.3.3整體電路效能..81
第五章 結論..82
參考文獻..83
Extended Abstract..86

[1] Ashis Maity, and Amit Patra, “A Single-Stage Low-Dropout Regulator With a Wide Dynamic Range for Generic Applications,” IEEE Trans. Very Large Scale Integr.(VLSI) Syst, VOL. 24, NO. 6, JUNE 2016
[2] Ashis Maity, and Amit Patra, “Analysis, Design, and Performance Evaluation of a Dynamically Slew Enhanced Adaptively Biased Capacitor-Less Low Dropout Regulator,” IEEE Trans. Power Electron, VOL. 31, NO. 10, OCTOBER 2016
[3] C. Zhan and W.-H. Ki, “An output-capacitor-free adaptively biased low-dropout regulator with subthreshold undershoot-reduction for SoC,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 59, no. 5, pp. 1119–1131, May 2012.
[4]A. Maity and A. Patra, “Dynamic slew enhancement technique for improving transient response in an adaptively biased low-dropout regulator,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 62, no. 7, pp. 626–630, Jul. 2015.
[5]A. Maity and A. Patra, “Tradeoffs aware design procedure for an adaptively biased capacitorless low dropout regulator using nested Miller compensation,” IEEE Trans. Power Electron., vol. 31, no. 1, pp. 369–380, Jan. 2016.
[6] S. Heng and C.-K. Pham, “A low-power high-PSRR low-dropout regulator with bulk-gate controlled circuit,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 57, no. 4, pp. 868–873, Apr. 2010.
[7] K. N. Leung and Y. S. Ng, “A CMOS low-dropout regulator with a momentarily current-boosting voltage buffer,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 9, pp. 2312–2319, Sep. 2010.
[8] Marco Ho, Jianping Guo, Kai Ho Mak, ‘‘A CMOS Low-Dropout Regulator With Dominant-Pole Substitution,’’IEEE Trans. Power Electronics, Vol. 31, NO. 9, September 2016
[9] Ashis Maity, and Amit Patra, “A Single-Stage Low-Dropout Regulator With a Wide Dynamic Range for Generic Applications,” IEEE Trans. Very Large Scale Integr.(VLSI) Syst, VOL. 24, NO. 6, JUNE 2016
[10]C.-J. Park, M. Onabajo, and J. Silva-Martinez, “External capacitor-less low drop-out regulator with 25 dB superior power supply rejection in the 0.4–4 MHz range,” IEEE J. Solid-State Circuits, vol. 49, no. 2, pp. 486–501, Feb. 2014.
[11] T. Y. Man, P. K. T. Mok, and M. J. Chan, “A 0.9-v input discontinuous-conduction-mode boost converter with cmos-control rectifier,” IEEE J. Solid-State Circuits, vol. 43, no. 9, pp. 2236-2045, Sep. 2008.
[12] T. Y. Man, P. K. T. Mok, andM. Chan, “An auto-selectable-frequency pulse-width modulator for buck converters with improved light-load efficiency,” IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2008, pp. 440–626.
[13] W. H. Huang, K. H. Chen, and S. Y. Kuo, “Dithering skip modulation, width and dead time controllers in highly efficient DC-DC converters for system-on-chip applications,” IEEE J. Solid-State Circuits, vol. 42, no. 11, pp. 2036–2046, Nov. 2007.
[14] C. H. Chia, P. S. Lei, and R. C. Chang, “A high-efficiency pwm dc-dc buck converter with a novel dcm control under light-load,”IEEE International Symposium of circuits and systems (ISCAS), vol. 22, no. 8, pp. 237-240, Aug. 2011.
[15] Y. P. Su, Y. K. Luo, Y. C. Chen, and K. H. Chen, “Current-mode synthetic control technique for high-efficiency dc-dc boost converters over a wide load range,” IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol. 22, no. 8, pp. 1666-1678, Aug. 2014.
[16] S. Musunuri and P. L. Chapman, "Improvement of light-load efficiency using width-switching scheme for CMOS transistors," IEEE Power Electronics Letters, vol. 3, no. 3, pp. 105-110, Sept. 2005.
[17] H. Nam, Y. Ahn and J. Roh, "5-V buck converter using 3.3-V standard cmos process with adaptive power transistor driver increasing efficiency and maximum load capacity," IEEE Transactions on Power Electronics, vol. 27, no. 1, pp. 463-471, Jan. 2012.
[18] D. Park and H. Lee, “Improvements in light-load efficiency and operation frequency for low-voltage current-mode integrated boost converters,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 61, no. 8, pp. 599-603, Aug. 2014.
[19] C. Zheng and D. Ma, “A 10-MHz green-mode automatic reconfigurable switching converter for DVS-Enabled VLSI systems,” IEEE J. Solid-State Circuits, vol. 46, no. 6, pp. 1464–1477, Jun. 2011.
[20] D. Lu, J. Yu, Z. Hong, J. Mao, H. Zhao, and E. Cirot, “A 10 MHz ripple-based on-time controlled buck converter with dual ripple compensation and real-time efficiency optimization,” Proc. Eur. Solid-State Circuits Conf, 2012, pp. 333–336.
[21] K.-H. Chen, C.-C. Chien, C.-H. Hsu, and L.-R. Huang, “Optimum power-saving method for power MOSFET width of DC-DC converters,” IET Circuits Devices Syst, vol. 1, no. 1, pp. 57–62, Feb. 2007.
[22] P. Malcovati, M. Belloni, F. Gozzini, C. Bazzani, and A. Baschirotto,“A 0.18-μm CMOS, 91%-efficiency, 2-A scalable buck-boost DC-DC converter for LED drivers,” IEEE Trans. Power Electron, vol. 29, no. 10, pp. 5392–5398, Oct. 2014.
[23] V. Michal, “Peak-efficiency detection and peak-efficiency tracking algorithm for switched-mode DC–DC power converters,” IEEE Trans. Power Electron, vol. 29, no. 12, pp. 6555–6568, Dec. 2014.
[24] C. H. Huang, H. H. Wu, and C. L. Wei, “Compensator-free mixed-ripple adaptive on-time controlled boost converter,” IEEE J. Solid-State Circuits, vol. 53, no. 2, pp. 596-604, Feb. 2018.
[25] H. H. Wu, C. L. Wei, Y. C. Hsu, and R. B. Darling, “Adaptive peak-inductor-current-controlled pfm boost converter with a near-threshold start voltage and high efficiency,” IEEE Trans. Power Electron, vol. 30, no. 4, pp. 1956-1964, Apr. 2015.
[26] Chi Yat Leung, P. K. T. Mok and Ka Nang Leung, "A 1-V integrated current-mode boost converter in standard 3.3/5-V CMOS technologies," IEEE Journal of Solid-State Circuits, vol. 40, no. 11, pp. 2265-2274, Nov. 2005.
[27] B. Sahu, and G. A. Rincon-Mora, “An accurate, low-voltage, cmos switching power supply with adaptive on-time pulse-frequency modulation (pfm) control,” IEEE Trans. Circuits Syst. I:Reg. Papers, vol. 54, no. 2, pp. 312-321, Feb. 2007.
[28] L. H. Phuc, C. S. Chae, M. C. Lee, S. W. Wang, S. I. Kim, and G. H. Cho, “Integrated zero-inductor-current detection circuit for step-up dc-dc converters,” Electronics Letters, vol. 42, no. 16, pp. 943-944, Aug. 2006.
[29] H. Chen, H. Huang, S. Jheng, H. Huang and Y. Huang, "High-Efficiency PFM Boost Converter With an Accurate Zero Current Detector," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 65, no. 11, pp. 1644-1648, Nov. 2018.
[30] Y. Hwang, A. Liu, Y. Chang, and J. Chen, “A high-efficiency fast-transient-response buck converter with analog-voltage-dynamic estimation techniques,” IEEE Trans. Power Electron., vol. 30, no. 7, pp. 3720–3730, Jul. 2015.
[31] W. Fu, S. T. Tan, M. Radhakrishnan, R. Byrd and A. A. Fayed, "A DCM-Only Buck Regulator With Hysteretic-Assisted Adaptive Minimum-On-Time Control for Low-Power Microcontrollers," in IEEE Transactions on Power Electronics, vol. 31, no. 1, pp. 418-429, Jan. 2016.
[32] Y. Park et al., "A Design of a 92.4% Efficiency Triple Mode Control DC–DC Buck Converter With Low Power Retention Mode and Adaptive Zero Current Detector for IoT/Wearable Applications," in IEEE Transactions on Power Electronics, vol. 32, no. 9, pp. 6946-6960, Sept. 2017.
[33] C. H. Huang and C. C. Chen, “A high-efficiency current-mode buck converter with a power-loss-aware switch-on-demand modulation technique for mutifunction socs,” IEEE Trans. Power Electron, vol. 31, no. 12, pp. 8303-8316, Dec. 2016.
[34] X. Jing, and P. K. T. Mok, “A fast fixed-frequency adaptive-on-time boost converter with light load efficiency enhancement and predictable noise spectrum,” IEEE J. Solid-State Circuits, vol. 48, no. 10, pp. 2442-2455, Oct. 2013.
[35] J. Chen, Y. Hwang, J. Yu, Y. Ku and C. Yu, "A Low-EMI Buck Converter Suitable for Wireless Sensor Networks With Spur-Reduction Techniques," in IEEE Sensors Journal, vol. 16, no. 8, pp. 2588-2597, April15, 2016.