臺灣博碩士論文加值系統

本論文係針對參考電壓電路提出了四種改良式低功率BiCMOS電路設計。電路基本設計原理是先分別產生正溫度係數電壓模組與負溫度係數電壓模組，再藉由適當權重的比例將正溫度係數電壓模組與負溫度係數電壓模組所產生的正、負溫度係數效應相互抵銷，以得到不隨溫度變化的零溫度係數參考電壓。

本論文除了提供詳細設計原理以外，並使用HSPICE電路模擬軟體執行佈局前、後模擬以及利用TSMC 0.18微米以及TSMC 0.35微米兩種製程參數進行佈局並下線製作；電路模擬與晶片量測結果與理論推導相符合，可證明本論文所提出之改良式低功率BiCMOS參考電壓設計的可行性。

本論文所提出的改良式低功率BiCMOS參考電壓電路可以電路模組的方式應用於各種相關之類比積體電路設計之中。

This thesis presents four designs of improved low-power BiCMOS circuit for reference voltage circuits. The basic operation principle of the circuit is to generate a positive temperature-coefficient voltage module and a negative temperature-coefficient voltage module separately, then, the positive and negative temperature coefficient voltages generated by the positive temperature coefficient voltage module and the negative temperature coefficient voltage module are offset by the appropriate weight ratio to obtain the zero temperature coefficient reference voltage which does not vary with temperature.
Detailed operation principles have been disclosed in this paper. In addition to performing the pre/post-layout simulations with HSPICE simulation program, the proposed circuits have been taped out with 0.35-μm process parameters and 0.18-μm process parameters. The simulation and measurement results are consistent with the theoretical analysis which can prove the feasibility of the proposed circuits.
The improved low-power BiCMOS reference voltage circuit proposed in this thesis can be applied to various related analog circuit design as circuit modules.

摘要...i
Abstract...ii
誌謝...iii
目錄...iv
表目錄...vi
圖目錄...vii
符號說明...ix
第一章　緒論...1
1.1積體電路發展沿革...1
1.2研究方向與重點...2
1.3設計流程...2
1.4論文架構簡介...3
第二章　能隙參考電壓回顧...4
2.1參考電壓介紹...4
2.2參考電壓電路基本架構組成...4
2.2.1　齊納二極體(Zener diode)穩壓電路與二極體穩壓電路...5
2.2.2　BJT參考電壓電路...6
2.2.3　弱反轉區與MOSFET參考電壓電路...10
2.3 電流源分析...13
第三章　改良式低功率BiCMOS參考電壓設計...15
3.1 第一種改良式低功率BiCMOS參考電壓電路...15
3.1.1 電路基本工作原理...16
3.1.2 電路佈局前與佈局後模擬結果...17
3.2第二種改良式低功率BiCMOS參考電壓電路...20
3.2.1 電路基本工作原理...20
3.2.2 電路佈局前與佈局後模擬結果...20
3.3 第三種改良式低功率BiCMOS參考電壓電路...24
3.3.1 電路基本工作原理...24
3.3.2 電路佈局前與佈局後模擬結果...24
3.4 第四種改良式低功率BiCMOS參考電壓電路...28
3.4.1 電路基本工作原理...28
3.4.2 電路佈局前與佈局後模擬結果...28
3.5 模擬結果小結...34
第四章　晶片實體與量測結果...35
4.1 晶片設計流程...35
4.2 量測方法與測試儀器...36
4.3 第一種改良式低功率BiCMOS參考電壓電路...38
4.4第二種改良式低功率BiCMOS參考電壓電路...41
4.5第三種改良式低功率BiCMOS參考電壓電路...45
4.6第四種改良式低功率BiCMOS參考電壓電路...49
第五章 結論...54
參考文獻...55
Extended Abstract...57

[1]Neil H.E Weste, David Harris，柯鴻禧、黃琪聰(譯)，“COMS積體電路設計概論”，台灣培生教育出版股份有限公司，2007。
[2]E. K. F. Lee, “A low voltage CMOS bandgap reference without using an opamp” , 2009 IEEE International Symposium on Circuits and Systems, pp. 2533-2536, 2009.
[3]Min Tan, Fan Liu, and Fei Xiang, “A novel sub-1-V bandgap reference in 0.18µm CMOS technology”, 2011 IEEE International Conference on Anti-Counterfeiting, Security and Identification, pp. 180-183, 2011.
[4]D. F. Hilbiber, “A New Developments in IC Voltage Regulators”, IEEE International Solid-State Circuits Conference, vol. VII, pp. 32-33, Feb. 1964.
[5]R. J. Widlar, “New Developments in IC Voltage Regulators”, IEEE International Solid-State Circuits Conference, vol. XIII, pp. 158-159, Feb. 1970.
[6]K. E. Kuijk, “A Precision Reference Voltage Source” IEEE International Solid-State Circuits Conference, vol. 8, pp. 222-226, June 1973.
[7]汪天心（2017）。改良式低功率參考電壓設計。國立虎尾科技大學電子工程系碩士班碩士論文，雲林縣。 取自https://hdl.handle.net/11296/82yvwp
[8]P. E. Allen and D. R. Holberg, “CMOS Analog Circuit Design”, Qxford University Press, Second Edition, 2002.
[9]陳郡豪（2006）。工作於次臨界區本體推動之低電壓低電流微型運算放大器。國立聯合大學電子工程學系碩士班碩士論文，苗栗縣。 取自https://hdl.handle.net/11296/jvf272。
[10]施家豪（2013）。低功率參考電壓設計。國立虎尾科技大學電子工程系碩士班碩士論文，雲林縣。 取自https://hdl.handle.net/11296/q3kxxf
[11]Wei-Bin Yang, Horng-Yuan Shih , Yu-Yao Lin, Ming-Hao Hong, Chi-Hsiung Wang, and Yu-Lung Lo, “A 1.8-V 4.36-ppm/°C-TC bandgap reference with temperature variation calibration”, 2013 International SoC Design Conference, pp. 103-106, 2013.
[12]Y. P. Tsividis and R. W. Ulmer, “A CMOS voltage reference”, IEEE J. Solid-State Circuits, vol. SC-13, pp. 774-778, Dec. 1978.
[13]G. Giustolisi, G. Palumbo, M. Criscione, and F. Cutrì, “A Low-Voltage Low-Power Voltage Reference Based on Subthreshold MOSFETs”, IEEE Journal of Solid State Circuits, vol. 38, No.1, pp. 151-154, Jan. 2003.
[14]M. H. Cheng, and Z.W. Wu, “Low-power low-voltage reference using peaking current mirror circuit”, ELECTRONICS LETTERS, vol. 41, No. 10, pp. 572-573, May, 2005.
[15]B. Razavi, 2001, “Design of Analogue CMOS Integrated Circuits,” McCraw-Hill Companies Inc., Boston, MA.
[16]Chia-Wei Chang, Tien-Yu Lo, Chia-Min Chen, Kuo-Hsi Wu, and Chung-Chih Hung, “A Low-Power CMOS Voltage Reference Circuit Based On Subthreshold Operation”, 2007 IEEE International Symposium on Circuits and Systems, pp. 3844-3847, 2007.
[17]P. R. Gray, P. J. Hurst, H. Lewis, and R. G. Meter, “Analysis and design of analog integrated circuits”, New York, John Wiley & Sons, Inc. 4th edition, 2001.